vbcaxq_s32
SIMD ISA | Return Type | Name | Arguments | Instruction Group | |
---|---|---|---|---|---|
Neon | int32x4_t | vbcaxq_s32 | (int32x4_t a, int32x4_t b, int32x4_t c) | Logical / Bit clear and exclusive OR | |
Description Bit Clear and Exclusive OR performs a bitwise AND of the 128-bit vector in a source SIMD&FP register and the complement of the vector in another source SIMD&FP register, then performs a bitwise exclusive OR of the resulting vector and the vector in a third source SIMD&FP register, and writes the result to the destination SIMD&FP register. Results Vd.16B result This intrinsic compiles to the following instructions: BCAX Argument Preparation a register: Vn.16Bb c Architectures A64 Operation
|
Copyright © 1995-2025 Arm Limited (or its affiliates). All rights reserved.