vcgtz_s64
SIMD ISA | Return Type | Name | Arguments | Instruction Group | |
---|---|---|---|---|---|
Neon | uint64x1_t | vcgtz_s64 | (int64x1_t a) | Compare / Greater than | |
Description Compare signed Greater than zero (vector). This instruction reads each vector element in the source SIMD&FP register and if the signed integer value is greater than zero sets every bit of the corresponding vector element in the destination SIMD&FP register to one, otherwise sets every bit of the corresponding vector element in the destination SIMD&FP register to zero. Results Dd result This intrinsic compiles to the following instructions: CMGT Argument Preparation a register: Dn Architectures A64 Operation
|
Copyright © 1995-2025 Arm Limited (or its affiliates). All rights reserved.