Search all intrinsics
SIMD ISAReturn TypeNameArgumentsInstruction Group
Neonuint64x2_tvcombine_u64(uint64x1_t low, uint64x1_t high)Vector manipulation / Combine vectors
Description
Join two smaller vectors into a single larger vector
Results
Vd.2D result
This intrinsic compiles to the following instructions:

DUP Vd.1D,Vn.D[0]

INS Vd.D[1],Vm.D[0]

Argument Preparation
low register: Vn.1Dhigh register: Vm.1D
Architectures
v7, A32, A64

Operation

No operation information.