Search all intrinsics
SIMD ISAReturn TypeNameArgumentsInstruction Group
Neonuint16x4_tvcopy_lane_u16(uint16x4_t a, const int lane1, uint16x4_t b, const int lane2)Vector manipulation / Copy vector lane
Description
Insert vector element from another vector element. This instruction copies the vector element of the source SIMD&FP register to the specified vector element of the destination SIMD&FP register.
Results
Vd.4H result
This intrinsic compiles to the following instructions:

INS Vd.H[lane1],Vn.H[lane2]

Argument Preparation
a register: Vd.4Hlane1 minimum: 0; maximum: 3b register: Vn.4Hlane2 minimum: 0; maximum: 3
Architectures
A64

Operation

CheckFPAdvSIMDEnabled64();
bits(idxdsize) operand = V[n];
bits(128) result;

result = V[d];
Elem[result, dst_index, esize] = Elem[operand, src_index, esize];
V[d] = result;