Search all intrinsics
SIMD ISAReturn TypeNameArgumentsInstruction Group
Neonfloat32_tvcvtah_f32_bf16(bfloat16_t a)Data type conversion / Conversions
Description
Shift Left (immediate). This instruction reads each value from a vector, left shifts each result by an immediate value, writes the final result to a vector, and writes the vector to the destination SIMD&FP register.
Results
Sd result
This intrinsic compiles to the following instructions:

SHL Dd,Dn,#16

Argument Preparation
a register: Hn
Architectures
A32, A64

Operation

CheckFPAdvSIMDEnabled64();
bits(datasize) operand  = V[n];
bits(datasize) result;

for e = 0 to elements-1
    Elem[result, e, esize] = LSL(Elem[operand, e, esize], shift);

V[d] = result;