Search all intrinsics
SIMD ISAReturn TypeNameArgumentsInstruction Group
Neonuint64_tvcvtd_n_u64_f64(float64_t a, const int n)Data type conversion / Conversions
Description
Floating-point Convert to Unsigned fixed-point, rounding toward Zero (vector). This instruction converts a scalar or each element in a vector from floating-point to fixed-point unsigned integer using the Round towards Zero rounding mode, and writes the result to the general-purpose destination register.
Results
Dd result
This intrinsic compiles to the following instructions:

FCVTZU Dd,Dn,#n

Argument Preparation
a register: Dnn minimum: 1; maximum: 64
Architectures
A64

Operation

CheckFPAdvSIMDEnabled64();
bits(datasize) operand  = V[n];

bits(esize) element;
FPCRType fpcr    = FPCR[];
boolean merge    = elements == 1 && IsMerging(fpcr);
bits(128) result = if merge then V[d] else Zeros();
for e = 0 to elements-1
    element = Elem[operand, e, esize];
    Elem[result, e, esize] = FPToFixed(element, fracbits, unsigned, fpcr, rounding);

V[d] = result;