Search all intrinsics
SIMD ISAReturn TypeNameArgumentsInstruction Group
Neonbfloat16_tvduph_laneq_bf16(bfloat16x8_t vec, const int lane)Vector manipulation / Set all lanes to the same value
Description
Duplicate vector element to vector or scalar. This instruction duplicates the vector element at the specified element index in the source SIMD&FP register into a scalar or each element in a vector, and writes the result to the destination SIMD&FP register.
Results
Hd result
This intrinsic compiles to the following instructions:

DUP Hd,Vn.H[lane]

Argument Preparation
vec register: Vn.8Hlane minimum: 0; maximum: 7
Architectures
A32, A64

Operation

CheckFPAdvSIMDEnabled64();
bits(idxdsize) operand = V[n];
bits(datasize) result;
bits(esize) element;

element = Elem[operand, index, esize];
for e = 0 to elements-1
    Elem[result, e, esize] = element;
V[d] = result;