vdupq_laneq_s8
| SIMD ISA | Return Type | Name | Arguments | Instruction Group | |
|---|---|---|---|---|---|
| Neon | int8x16_t | vdupq_laneq_s8 | (int8x16_t vec, const int lane) | Vector manipulation / Set all lanes to the same value | |
Description Set all vector lanes to the same value Results Vd.16B result This intrinsic compiles to the following instructions: DUP Argument Preparation vec register: Vn.16Blane minimum: 0; maximum: 15 Architectures A64 OperationNo operation information. | |||||
Copyright © 1995-2025 Arm Limited (or its affiliates). All rights reserved.