Search all intrinsics
SIMD ISAReturn TypeNameArgumentsInstruction Group
Neonint32_tvgetq_lane_s32(int32x4_t v, const int lane)Vector manipulation / Extract one element from vector
Description
Signed Move vector element to general-purpose register. This instruction reads the signed integer from the source SIMD&FP register, sign-extends it to form a 32-bit or 64-bit value, and writes the result to destination general-purpose register.
Results
Rd result
This intrinsic compiles to the following instructions:

SMOV Rd,Vn.S[lane]

Argument Preparation
v register: Vn.4Slane minimum: 0; maximum: 3
Architectures
v7, A32, A64

Operation

CheckFPAdvSIMDEnabled64();
bits(idxdsize) operand = V[n];

X[d] = SignExtend(Elem[operand, index, esize], datasize);