Search all intrinsics
SIMD ISAReturn TypeNameArgumentsInstruction Group
Neonint64x1x3_tvld3_lane_s64(int64_t const * ptr, int64x1x3_t src, const int lane)Load / Stride
Description
Load single 3-element structure to one lane of three registers. This instruction loads a 3-element structure from memory and writes the result to the corresponding elements of the three SIMD&FP registers without affecting the other bits of the registers.
Results
Vt3.1D result.val[2]Vt2.1D result.val[1]Vt.1D result.val[0]
This intrinsic compiles to the following instructions:

LD3 {Vt.d - Vt3.d}[lane],[Xn]

Argument Preparation
ptr register: Xnsrc register: Vt3.1Dlane minimum: 0; maximum: 0
Architectures
A64

Operation

CheckFPAdvSIMDEnabled64();

bits(64) address;
bits(64) offs;
bits(datasize) rval;
integer tt;
constant integer ebytes = esize DIV 8;

if HaveMTE2Ext() then
    SetTagCheckedInstruction(tag_checked);

if n == 31 then
    CheckSPAlignment();
    address = SP[];
else
    address = X[n];

offs = Zeros();
for r = 0 to rpt-1
    for e = 0 to elements-1
        tt = (t + r) MOD 32;
        for s = 0 to selem-1
            rval = V[tt];
            if memop == MemOp_LOAD then
                Elem[rval, e, esize] = Mem[address + offs, ebytes, AccType_VEC];
                V[tt] = rval;
            else // memop == MemOp_STORE
                Mem[address + offs, ebytes, AccType_VEC] = Elem[rval, e, esize];
            offs = offs + ebytes;
            tt = (tt + 1) MOD 32;

if wback then
    if m != 31 then
        offs = X[m];
    if n == 31 then
        SP[] = address + offs;
    else
        X[n] = address + offs;