vmlsq_lane_s16
| SIMD ISA | Return Type | Name | Arguments | Instruction Group | |
|---|---|---|---|---|---|
| Neon | int16x8_t | vmlsq_lane_s16 | (int16x8_t a, int16x8_t b, int16x4_t v, const int lane) | Scalar arithmetic / Vector multiply-subtract by scalar | |
Description Vector multiply subtract with scalar Results Vd.8H result This intrinsic compiles to the following instructions: MLS Argument Preparation a register: Vd.8Hb register: Vn.8Hv register: Vm.4Hlane minimum: 0; maximum: 3 Architectures v7, A32, A64 OperationNo operation information. | |||||
Copyright © 1995-2025 Arm Limited (or its affiliates). All rights reserved.