Search all intrinsics
SIMD ISAReturn TypeNameArgumentsInstruction Group
Neonuint64x2_tvmull_high_n_u32(uint32x4_t a, uint32_t b)Scalar arithmetic / Vector multiply by scalar and widen
Description
Unsigned Multiply long (vector). This instruction multiplies corresponding vector elements in the lower or upper half of the two source SIMD&FP registers, places the result in a vector, and writes the vector to the destination SIMD&FP register. The destination vector elements are twice as long as the elements that are multiplied. All the values in this instruction are unsigned integer values.
Results
Vd.2D result
This intrinsic compiles to the following instructions:

UMULL2 Vd.2D,Vn.4S,Vm.S[0]

Argument Preparation
a register: Vn.4Sb register: Vm.S[0]
Architectures
A64

Operation

CheckFPAdvSIMDEnabled64();
bits(datasize)   operand1 = Vpart[n, part];
bits(datasize)   operand2 = Vpart[m, part];
bits(2*datasize) result;
integer element1;
integer element2;

for e = 0 to elements-1
    element1 = Int(Elem[operand1, e, esize], unsigned);
    element2 = Int(Elem[operand2, e, esize], unsigned);
    Elem[result, e, 2*esize] = (element1 * element2)<2*esize-1:0>;

V[d] = result;