Search all intrinsics
SIMD ISAReturn TypeNameArgumentsInstruction Group
Neonpoly128_tvmull_p64(poly64_t a, poly64_t b)Vector arithmetic / Polynomial / Polynomial multiply
Description
Polynomial Multiply Long. This instruction multiplies corresponding elements in the lower or upper half of the vectors of the two source SIMD&FP registers, places the results in a vector, and writes the vector to the destination SIMD&FP register. The destination vector elements are twice as long as the elements that are multiplied.
Results
Vd.1Q result
This intrinsic compiles to the following instructions:

PMULL Vd.1Q,Vn.1D,Vm.1D

Argument Preparation
a register: Vn.1Db register: Vm.1D
Architectures
A32, A64

Operation

CheckFPAdvSIMDEnabled64();
bits(datasize)   operand1 = Vpart[n, part];
bits(datasize)   operand2 = Vpart[m, part];
bits(2*datasize) result;
bits(esize) element1;
bits(esize) element2;

for e = 0 to elements-1
    element1 = Elem[operand1, e, esize];
    element2 = Elem[operand2, e, esize];
    Elem[result, e, 2*esize] = PolynomialMult(element1, element2);

V[d] = result;