Search all intrinsics
SIMD ISAReturn TypeNameArgumentsInstruction Group
Neonfloat32_tvmuls_laneq_f32(float32_t a, float32x4_t v, const int lane)Scalar arithmetic / Vector multiply by scalar
Description
Floating-point Multiply (vector). This instruction multiplies corresponding floating-point values in the vectors in the two source SIMD&FP registers, places the result in a vector, and writes the vector to the destination SIMD&FP register.
Results
Sd result
This intrinsic compiles to the following instructions:

FMUL Sd,Sn,Vm.S[lane]

Argument Preparation
a register: Snv register: Vm.4Slane minimum: 0; maximum: 3
Architectures
A64

Operation

CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = V[n];
bits(datasize) operand2 = V[m];
bits(datasize) result;
bits(esize) element1;
bits(esize) element2;

for e = 0 to elements-1
    element1 = Elem[operand1, e, esize];
    element2 = Elem[operand2, e, esize];
    Elem[result, e, esize] = FPMul(element1, element2, FPCR[]);

V[d] = result;