Search all intrinsics
SIMD ISAReturn TypeNameArgumentsInstruction Group
Neonint16x4_tvneg_s16(int16x4_t a)Logical / Negate
Description
Negate (vector). This instruction reads each vector element from the source SIMD&FP register, negates each value, puts the result into a vector, and writes the vector to the destination SIMD&FP register.
Results
Vd.4H result
This intrinsic compiles to the following instructions:

NEG Vd.4H,Vn.4H

Argument Preparation
a register: Vn.4H
Architectures
v7, A32, A64

Operation

CheckFPAdvSIMDEnabled64();
bits(datasize) operand = V[n];
bits(datasize) result;
integer element;

for e = 0 to elements-1
    element = SInt(Elem[operand, e, esize]);
    if neg then
        element = -element;
    else
        element = Abs(element);
    Elem[result, e, esize] = element<esize-1:0>;                

V[d] = result;