vqdmlsl_lane_s16
| SIMD ISA | Return Type | Name | Arguments | Instruction Group | |
|---|---|---|---|---|---|
| Neon | int32x4_t | vqdmlsl_lane_s16 | (int32x4_t a, int16x4_t b, int16x4_t v, const int lane) | Vector arithmetic / Multiply / Saturating multiply-accumulate | |
Description Vector widening saturating doubling multiply subtract with scalar Results Vd.4S result This intrinsic compiles to the following instructions: SQDMLSL Argument Preparation a register: Vd.4Sb register: Vn.4Hv register: Vm.4Hlane minimum: 0; maximum: 3 Architectures v7, A32, A64 OperationNo operation information. | |||||
Copyright © 1995-2025 Arm Limited (or its affiliates). All rights reserved.