Search all intrinsics
SIMD ISAReturn TypeNameArgumentsInstruction Group
Neonint16x8_tvqrdmulhq_lane_s16(int16x8_t a, int16x4_t v, const int lane)Vector arithmetic / Multiply / Saturating multiply by scalar and widen
Description
Vector rounding saturating doubling multiply high by scalar
Results
Vd.8H result
This intrinsic compiles to the following instructions:

SQRDMULH Vd.8H,Vn.8H,Vm.H[lane]

Argument Preparation
a register: Vn.8Hv register: Vm.4Hlane minimum: 0; maximum: 3
Architectures
v7, A32, A64

Operation

No operation information.