Search all intrinsics
SIMD ISAReturn TypeNameArgumentsInstruction Group
Neonuint16_tvqshrns_n_u32(uint32_t a, const int n)Shift / Right / Vector saturating shift right and narrow
Description
Unsigned saturating Shift Right Narrow (immediate). This instruction reads each vector element in the source SIMD&FP register, right shifts each result by an immediate value, saturates each shifted result to a value that is half the original width, puts the final result into a vector, and writes the vector to the lower or upper half of the destination SIMD&FP register. All the values in this instruction are unsigned integer values. The results are truncated. For rounded results, see UQRSHRN.
Results
Hd result
This intrinsic compiles to the following instructions:

UQSHRN Hd,Sn,#n

Argument Preparation
a register: Snn minimum: 1; maximum: 16
Architectures
A64

Operation

CheckFPAdvSIMDEnabled64();
bits(datasize*2) operand = V[n];
bits(datasize) result;
integer round_const = if round then (1 << (shift - 1)) else 0;
integer element;
boolean sat;

for e = 0 to elements-1
    element = (Int(Elem[operand, e, 2*esize], unsigned) + round_const) >> shift;
    (Elem[result, e, esize], sat) = SatQ(element, esize, unsigned);
    if sat then FPSR.QC = '1';

Vpart[d, part] = result;