vqshrun_high_n_s64
SIMD ISA | Return Type | Name | Arguments | Instruction Group | |
---|---|---|---|---|---|
Neon | uint32x4_t | vqshrun_high_n_s64 | (uint32x2_t r, int64x2_t a, const int n) | Shift / Right / Vector saturating shift right and narrow | |
Description Signed saturating Shift Right Unsigned Narrow (immediate). This instruction reads each signed integer value in the vector of the source SIMD&FP register, right shifts each value by an immediate value, saturates the result to an unsigned integer value that is half the original width, places the final result into a vector, and writes the vector to the destination SIMD&FP register. The results are truncated. For rounded results, see SQRSHRUN. Results Vd.4S result This intrinsic compiles to the following instructions: SQSHRUN2 Argument Preparation r register: Vd.2Sa register: Vn.2Dn minimum: 1; maximum: 32 Architectures A64 Operation
|
Copyright © 1995-2025 Arm Limited (or its affiliates). All rights reserved.