Search all intrinsics
SIMD ISAReturn TypeNameArgumentsInstruction Group
Neonuint64x2_tvrax1q_u64(uint64x2_t a, uint64x2_t b)Logical / Rotate and exclusive OR
Description
Rotate and Exclusive OR rotates each 64-bit element of the 128-bit vector in a source SIMD&FP register left by 1, performs a bitwise exclusive OR of the resulting 128-bit vector and the vector in another source SIMD&FP register, and writes the result to the destination SIMD&FP register.
Results
Vd.2D result
This intrinsic compiles to the following instructions:

RAX1 Vd.2D,Vn.2D,Vm.2D

Argument Preparation
a register: Vn.2Db
Architectures
A64

Operation

AArch64.CheckFPAdvSIMDEnabled();

bits(128) Vm = V[m];
bits(128) Vn = V[n];
V[d] = Vn EOR (ROL(Vm<127:64>,1):ROL(Vm<63:0>, 1));