vreinterpret_f16_s32
SIMD ISA | Return Type | Name | Arguments | Instruction Group | |
---|---|---|---|---|---|
Neon | float16x4_t | vreinterpret_f16_s32 | (int32x2_t a) | Data type conversion / Reinterpret casts | |
Description Vector reinterpret cast operation Results Vd.4H result This intrinsic compiles to the following instructions: Argument Preparation a register: Vd.2S Architectures v7, A32, A64 OperationNo operation information. |
Copyright © 1995-2025 Arm Limited (or its affiliates). All rights reserved.