vreinterpretq_p128_f64
| SIMD ISA | Return Type | Name | Arguments | Instruction Group | |
|---|---|---|---|---|---|
| Neon | poly128_t | vreinterpretq_p128_f64 | (float64x2_t a) | Data type conversion / Reinterpret casts | |
Description Vector reinterpret cast operation Results Vd.2D result This intrinsic compiles to the following instructions: Argument Preparation a register: Vd.1Q Architectures A64 OperationNo operation information. | |||||
Copyright © 1995-2025 Arm Limited (or its affiliates). All rights reserved.