vreinterpretq_u16_f16
| SIMD ISA | Return Type | Name | Arguments | Instruction Group | |
|---|---|---|---|---|---|
| Neon | uint16x8_t | vreinterpretq_u16_f16 | (float16x8_t a) | Data type conversion / Reinterpret casts | |
Description Vector reinterpret cast operation Results Vd.8H result This intrinsic compiles to the following instructions: Argument Preparation a register: Vd.8H Architectures v7, A32, A64 OperationNo operation information. | |||||
Copyright © 1995-2025 Arm Limited (or its affiliates). All rights reserved.