SIMD ISAReturn TypeNameArgumentsInstruction Group
Neonpoly64x1_tvset_lane_p64(poly64_t a, poly64x1_t v, const int lane)Vector manipulation / Set vector lane
Description
Move vector element to another vector element
Results
Vd.1D result
This intrinsic compiles to the following instructions:

MOV Vd.D[lane],Rn

Argument Preparation
a register: Rnv register: Vd.1Dlane minimum: 0; maximum: 0
Architectures
A32, A64

Operation

No operation information.