vset_lane_p64
SIMD ISA | Return Type | Name | Arguments | Instruction Group | |
---|---|---|---|---|---|
Neon | poly64x1_t | vset_lane_p64 | (poly64_t a, poly64x1_t v, const int lane) | Vector manipulation / Set vector lane | |
Description Move vector element to another vector element Results Vd.1D result This intrinsic compiles to the following instructions: MOV Argument Preparation a register: Rnv register: Vd.1Dlane minimum: 0; maximum: 0 Architectures A32, A64 OperationNo operation information. |
Copyright © 1995-2025 Arm Limited (or its affiliates). All rights reserved.