vsetq_lane_f32
| SIMD ISA | Return Type | Name | Arguments | Instruction Group | |
|---|---|---|---|---|---|
| Neon | float32x4_t | vsetq_lane_f32 | (float32_t a, float32x4_t v, const int lane) | Vector manipulation / Set vector lane | |
Description Move vector element to another vector element Results Vd.4S result This intrinsic compiles to the following instructions: MOV Argument Preparation a register: Rnv register: Vd.4Slane minimum: 0; maximum: 3 Architectures v7, A32, A64 OperationNo operation information. | |||||
Copyright © 1995-2025 Arm Limited (or its affiliates). All rights reserved.