vsetq_lane_f64
| SIMD ISA | Return Type | Name | Arguments | Instruction Group | |
|---|---|---|---|---|---|
| Neon | float64x2_t | vsetq_lane_f64 | (float64_t a, float64x2_t v, const int lane) | Vector manipulation / Set vector lane | |
Description Move vector element to another vector element Results Vd.2D result This intrinsic compiles to the following instructions: MOV Argument Preparation a register: Rnv register: Vd.2Dlane minimum: 0; maximum: 1 Architectures A64 OperationNo operation information. | |||||
Copyright © 1995-2025 Arm Limited (or its affiliates). All rights reserved.