vsetq_lane_p16
| SIMD ISA | Return Type | Name | Arguments | Instruction Group | |
|---|---|---|---|---|---|
| Neon | poly16x8_t | vsetq_lane_p16 | (poly16_t a, poly16x8_t v, const int lane) | Vector manipulation / Set vector lane | |
Description Move vector element to another vector element Results Vd.8H result This intrinsic compiles to the following instructions: MOV Argument Preparation a register: Rnv register: Vd.8Hlane minimum: 0; maximum: 7 Architectures v7, A32, A64 OperationNo operation information. | |||||
Copyright © 1995-2025 Arm Limited (or its affiliates). All rights reserved.