vsetq_lane_s8
| SIMD ISA | Return Type | Name | Arguments | Instruction Group | |
|---|---|---|---|---|---|
| Neon | int8x16_t | vsetq_lane_s8 | (int8_t a, int8x16_t v, const int lane) | Vector manipulation / Set vector lane | |
Description Move vector element to another vector element Results Vd.16B result This intrinsic compiles to the following instructions: MOV Argument Preparation a register: Rnv register: Vd.16Blane minimum: 0; maximum: 15 Architectures v7, A32, A64 OperationNo operation information. | |||||
Copyright © 1995-2025 Arm Limited (or its affiliates). All rights reserved.