Search all intrinsics
SIMD ISAReturn TypeNameArgumentsInstruction Group
Neonuint32_tvsha1h_u32(uint32_t hash_e)Cryptography / SHA1
Description
SHA1 fixed rotate.
Results
Sd result
This intrinsic compiles to the following instructions:

SHA1H Sd,Sn

Argument Preparation
hash_e register: Sn
Architectures
A32, A64

Operation

AArch64.CheckFPAdvSIMDEnabled();

bits(32) operand = V[n];        // read element [0] only,  [1-3] zeroed
V[d] = ROL(operand, 30);