Search all intrinsics
SIMD ISAReturn TypeNameArgumentsInstruction Group
Neonint64x1_tvshr_n_s64(int64x1_t a, const int n)Shift / Right / Vector shift right
Description
Signed Shift Right (immediate). This instruction reads each vector element in the source SIMD&FP register, right shifts each result by an immediate value, places the final result into a vector, and writes the vector to the destination SIMD&FP register. All the values in this instruction are signed integer values. The results are truncated. For rounded results, see SRSHR.
Results
Dd result
This intrinsic compiles to the following instructions:

SSHR Dd,Dn,#n

Argument Preparation
a register: Dnn minimum: 1; maximum: 64
Architectures
v7, A32, A64

Operation

CheckFPAdvSIMDEnabled64();
bits(datasize) operand  = V[n];
bits(datasize) operand2;
bits(datasize) result;
integer round_const = if round then (1 << (shift - 1)) else 0;
integer element;

operand2 = if accumulate then V[d] else Zeros();
for e = 0 to elements-1
    element = (Int(Elem[operand, e, esize], unsigned) + round_const) >> shift;
    Elem[result, e, esize] = Elem[operand2, e, esize] + element<esize-1:0>;

V[d] = result;