vsub_f64
SIMD ISA | Return Type | Name | Arguments | Instruction Group | |
---|---|---|---|---|---|
Neon | float64x1_t | vsub_f64 | (float64x1_t a, float64x1_t b) | Vector arithmetic / Subtract / Subtraction | |
Description Floating-point Subtract (vector). This instruction subtracts the elements in the vector in the second source SIMD&FP register, from the corresponding elements in the vector in the first source SIMD&FP register, places each result into elements of a vector, and writes the vector to the destination SIMD&FP register. Results Dd result This intrinsic compiles to the following instructions: FSUB Argument Preparation a register: Dnb register: Dm Architectures A64 Operation
|
Copyright © 1995-2025 Arm Limited (or its affiliates). All rights reserved.