Search all intrinsics
SIMD ISAReturn TypeNameArgumentsInstruction Group
Neonuint16x4x2_tvtrn_u16(uint16x4_t a, uint16x4_t b)Vector manipulation / Transpose elements
Description
Transpose elements
Results
Vd1.4H result.val[0]Vd2.4H result.val[1]
This intrinsic compiles to the following instructions:

TRN1 Vd1.4H,Vn.4H,Vm.4H

TRN2 Vd2.4H,Vn.4H,Vm.4H

Argument Preparation
a register: Vn.4Hb register: Vm.4H
Architectures
v7, A32, A64

Operation

No operation information.