Search all intrinsics
SIMD ISAReturn TypeNameArgumentsInstruction Group
Neonint16x8x2_tvtrnq_s16(int16x8_t a, int16x8_t b)Vector manipulation / Transpose elements
Description
Transpose elements
Results
Vd1.8H result.val[0]Vd2.8H result.val[1]
This intrinsic compiles to the following instructions:

TRN1 Vd1.8H,Vn.8H,Vm.8H

TRN2 Vd2.8H,Vn.8H,Vm.8H

Argument Preparation
a register: Vn.8Hb register: Vm.8H
Architectures
v7, A32, A64

Operation

No operation information.