Search all intrinsics
SIMD ISAReturn TypeNameArgumentsInstruction Group
Neonint32x4x2_tvtrnq_s32(int32x4_t a, int32x4_t b)Vector manipulation / Transpose elements
Description
Transpose elements
Results
Vd1.4S result.val[0]Vd2.4S result.val[1]
This intrinsic compiles to the following instructions:

TRN1 Vd1.4S,Vn.4S,Vm.4S

TRN2 Vd2.4S,Vn.4S,Vm.4S

Argument Preparation
a register: Vn.4Sb register: Vm.4S
Architectures
v7, A32, A64

Operation

No operation information.