vuqadd_s64
SIMD ISA | Return Type | Name | Arguments | Instruction Group | |
---|---|---|---|---|---|
Neon | int64x1_t | vuqadd_s64 | (int64x1_t a, uint64x1_t b) | Vector arithmetic / Add / Saturating addition | |
Description Signed saturating Accumulate of Unsigned value. This instruction adds the unsigned integer values of the vector elements in the source SIMD&FP register to corresponding signed integer values of the vector elements in the destination SIMD&FP register, and writes the resulting signed integer values to the destination SIMD&FP register. Results Dd result This intrinsic compiles to the following instructions: SUQADD Argument Preparation a register: Ddb register: Dn Architectures A64 Operation
|
Copyright © 1995-2025 Arm Limited (or its affiliates). All rights reserved.