vuzp1_p8
SIMD ISA | Return Type | Name | Arguments | Instruction Group | |
---|---|---|---|---|---|
Neon | poly8x8_t | vuzp1_p8 | (poly8x8_t a, poly8x8_t b) | Vector manipulation / Unzip elements | |
Description Unzip vectors (primary). This instruction reads corresponding even-numbered vector elements from the two source SIMD&FP registers, starting at zero, places the result from the first source register into consecutive elements in the lower half of a vector, and the result from the second source register into consecutive elements in the upper half of a vector, and writes the vector to the destination SIMD&FP register. Results Vd.8B result This intrinsic compiles to the following instructions: UZP1 Argument Preparation a register: Vn.8Bb register: Vm.8B Architectures A64 Operation |
Copyright © 1995-2025 Arm Limited (or its affiliates). All rights reserved.