vuzp_u16
SIMD ISA | Return Type | Name | Arguments | Instruction Group | |
---|---|---|---|---|---|
Neon | uint16x4x2_t | vuzp_u16 | (uint16x4_t a, uint16x4_t b) | Vector manipulation / Unzip elements | |
Description Unzip vectors (secondary). This instruction reads corresponding odd-numbered vector elements from the two source SIMD&FP registers, places the result from the first source register into consecutive elements in the lower half of a vector, and the result from the second source register into consecutive elements in the upper half of a vector, and writes the vector to the destination SIMD&FP register. Results Vd1.4H result.val[0]Vd2.4H result.val[1] This intrinsic compiles to the following instructions: Argument Preparation a register: Vn.4Hb register: Vm.4H Architectures v7, A32, A64 Operation |
Copyright © 1995-2025 Arm Limited (or its affiliates). All rights reserved.