vzip2_p8
SIMD ISA | Return Type | Name | Arguments | Instruction Group | |
---|---|---|---|---|---|
Neon | poly8x8_t | vzip2_p8 | (poly8x8_t a, poly8x8_t b) | Vector manipulation / Zip elements | |
Description Zip vectors (secondary). This instruction reads adjacent vector elements from the upper half of two source SIMD&FP registers as pairs, interleaves the pairs and places them into a vector, and writes the vector to the destination SIMD&FP register. The first pair from the first source register is placed into the two lowest vector elements, with subsequent pairs taken alternately from each source register. Results Vd.8B result This intrinsic compiles to the following instructions: ZIP2 Argument Preparation a register: Vn.8Bb register: Vm.8B Architectures A64 Operation |
Copyright © 1995-2025 Arm Limited (or its affiliates). All rights reserved.