HomeArchitecturesInstruction SetsIntrinsics

Intrinsics

SIMD ISA

(2471)
Helium
(4344)
Neon
(1900)
sve2
(4140)
sve
Return Base Type

(2184)
float
(4628)
int
(4767)
uint
(177)
mve_pred
(463)
void
(371)
poly
(165)
bfloat
(100)
bool
Element Bit Size

(463)
0
(2041)
8
(3513)
16
(3793)
32
(3027)
64
(18)
128
Architectures

(2471)
MVE
(2185)
v7
(2754)
A32
(10384)
A64
Instruction Group

  • 64-bit arithmetic
    (9)
      • Logical shift left long
        (1)
      • Arithmetic shift right long
        (1)
      • Saturating rounding shift right long
        (3)
      • Rounding shift right long
        (4)
  • Bit manipulation
    (265)
      • Count leading sign bits
        (33)
      • Count leading zeros
        (54)
      • Bitwise clear
        (48)
      • Population count
        (42)
      • Bitwise select
        (28)
      • Scatter bits
        (8)
      • Gather bits
        (8)
      • Group bits
        (8)
      • Extend from low bits
        (36)
  • Compare
    (690)
      • Equal to
        (63)
      • Not equal to
        (60)
      • Greater than or equal to
        (108)
      • Greater than
        (108)
      • Less than or equal to
        (96)
      • Less than
        (96)
      • Bitwise equal
        (28)
      • Bitwise equal to zero
        (31)
      • Absolute greater than or equal to
        (15)
      • Absolute less than or equal to
        (15)
      • Absolute greater than
        (15)
      • Absolute less than
        (15)
      • Bitwise not equal to zero
        (22)
      • Greater than or equal to zero
        (3)
      • Greater than zero
        (3)
      • Less than or equal to zero
        (3)
      • Less than zero
        (3)
      • Unordered with
        (6)
  • Compare multiple
    (14)
      • Histogram acceleration
        (6)
      • Search for matches
        (8)
  • Complex arithmetic
    (222)
      • Complex addition
        (93)
      • Complex multiply-accumulate
        (59)
      • Complex multiply
        (24)
      • Complex multiply-accumulate by scalar
        (32)
      • Complex dot product
        (4)
      • Saturating complex addition
        (4)
      • Saturating complex multiply-accumulate
        (6)
+ show more
No Applied Filters

Search Results

Results 1 - 20 of 12855
SIMD ISAReturn TypeNameArgumentsInstruction Group
Heliumfloat16x8_t[__arm_]vcreateq_f16(uint64_t a, uint64_t b)Vector manipulation / Create vector
Heliumfloat32x4_t[__arm_]vcreateq_f32(uint64_t a, uint64_t b)Vector manipulation / Create vector
Heliumint8x16_t[__arm_]vcreateq_s8(uint64_t a, uint64_t b)Vector manipulation / Create vector
Heliumint16x8_t[__arm_]vcreateq_s16(uint64_t a, uint64_t b)Vector manipulation / Create vector
Heliumint32x4_t[__arm_]vcreateq_s32(uint64_t a, uint64_t b)Vector manipulation / Create vector
Heliumint64x2_t[__arm_]vcreateq_s64(uint64_t a, uint64_t b)Vector manipulation / Create vector
Heliumuint8x16_t[__arm_]vcreateq_u8(uint64_t a, uint64_t b)Vector manipulation / Create vector
Heliumuint16x8_t[__arm_]vcreateq_u16(uint64_t a, uint64_t b)Vector manipulation / Create vector
Heliumuint32x4_t[__arm_]vcreateq_u32(uint64_t a, uint64_t b)Vector manipulation / Create vector
Heliumuint64x2_t[__arm_]vcreateq_u64(uint64_t a, uint64_t b)Vector manipulation / Create vector
Heliumuint8x16_t[__arm_]vddupq[_n]_u8(uint32_t a, const int imm)Vector manipulation / Create vector
Heliumuint16x8_t[__arm_]vddupq[_n]_u16(uint32_t a, const int imm)Vector manipulation / Create vector
Heliumuint32x4_t[__arm_]vddupq[_n]_u32(uint32_t a, const int imm)Vector manipulation / Create vector
Heliumuint8x16_t[__arm_]vddupq[_wb]_u8(uint32_t * a, const int imm)Vector manipulation / Create vector
Heliumuint16x8_t[__arm_]vddupq[_wb]_u16(uint32_t * a, const int imm)Vector manipulation / Create vector
Heliumuint32x4_t[__arm_]vddupq[_wb]_u32(uint32_t * a, const int imm)Vector manipulation / Create vector
Heliumuint8x16_t[__arm_]vddupq_m[_n_u8](uint8x16_t inactive, uint32_t a, const int imm, mve_pred16_t p)Vector manipulation / Create vector
Heliumuint16x8_t[__arm_]vddupq_m[_n_u16](uint16x8_t inactive, uint32_t a, const int imm, mve_pred16_t p)Vector manipulation / Create vector
Heliumuint32x4_t[__arm_]vddupq_m[_n_u32](uint32x4_t inactive, uint32_t a, const int imm, mve_pred16_t p)Vector manipulation / Create vector
Heliumuint8x16_t[__arm_]vddupq_m[_wb_u8](uint8x16_t inactive, uint32_t * a, const int imm, mve_pred16_t p)Vector manipulation / Create vector
Copyright © 1995-2025 Arm Limited (or its affiliates). All rights reserved.