External timers

In What is the Generic Timer, we introduced the timers that are in the processor. A system can also contain additional external timers. The following diagram shows an example of this:

The programming interface for these timers mirrors that of the internal timers, but these timers are accessed via memory-mapped registers. The location of these registers is determined by the SoC implementor, and should be reported in the datasheet for the SoC that you are working with.

Interrupts from the external memory-mapped timers will typically be delivered as Shared Peripheral Interrupts (SPIs) by the GIC.

Previous Next