Arm Generic Interrupt Controller | Community

Community Blogs

New online training course - Arm GICv3/v4 Essentials

Arm announces a new online training topic, Arm GICv3/v4 Essential. The course brings the subject of Arm’s Generic Interrupt Controller (GIC) architecture specification to life.

2 years ago by Joel Eaton

Changing Exception Level and Security State with an Armv8-A Fixed Virtual P

In this blog we will discuss the architectural features of Exception level and Security state in more detail. You may find it easier to download the code

3 years ago by tmeduthie

Retargeting and Enabling Exceptions with an ELF Image

Retargeting semihosting procedures and enabling hardware interrupt based functionality to an embedded system running in an emulator

3 years ago by tmeduthie

PC meets Arm: Integrating PCIExpress into the Arm Server Architecture

There are some significant challenges assembling server SoCs for the infrastructure market with the latest PCIExpress gen4 capabilities, this blog provides a brief overview of the challenges which will be covered in more detail at the Arm Techcon…

3 years ago by Nick

Community Forums

Answered	Forum FAQs ARM Community	6477 views	0 replies	Started 5 months ago by Annie	Answer this
Answered	Would and How arm/trustfirmware take care of cache coherence in trustzone technology?	10395 views	2 replies	Latest 13 hours ago by zilly	Answer this
Answered	Differences between Armv7 to Armv8?	112229 views	9 replies	Latest 14 hours ago by Pittsburgh Services	Answer this
Suggested answer	Bare Metal Code Development for iMX8M Mini Arm Compiler Compilers Baremetal	415 views	13 replies	Latest yesterday by 42Bastian Schick	Answer this
Answered	cortex a53 : How to detect cached data is invalid ? (use ddr memory) Cache Controllers Cache Management	814 views	5 replies	Latest yesterday by Nickpalmer	Answer this
Suggested answer	Why performance is higher on LITTLE cores? big.LITTLE performance multithreading	1303 views	14 replies	Latest 2 days ago by zois	Answer this

Answered	Forum FAQs Started 5 months ago by Annie	0 replies 6477 views
Answered	Would and How arm/trustfirmware take care of cache coherence in trustzone technology? Latest 13 hours ago by zilly	2 replies 10395 views
Answered	Differences between Armv7 to Armv8? Latest 14 hours ago by Pittsburgh Services	9 replies 112229 views
Suggested answer	Bare Metal Code Development for iMX8M Mini Latest yesterday by 42Bastian Schick	13 replies 415 views
Answered	cortex a53 : How to detect cached data is invalid ? (use ddr memory) Latest yesterday by Nickpalmer	5 replies 814 views
Suggested answer	Why performance is higher on LITTLE cores? Latest 2 days ago by zois	14 replies 1303 views