You copied the Doc URL to your clipboard.

VMOV (between two ARM registers and a 64-bit extension register)

Transfer contents between two ARM registers and a 64-bit extension register.


VMOV{cond} Dm, Rd, Rn

VMOV{cond} Rd, Rn, Dm



is an optional condition code.


is a 64-bit extension register.

Rd, Rn

are the ARM registers. Rd and Rn must not be PC.


VMOV Dm, Rd, Rn transfers the contents of Rd into the low half of Dm, and the contents of Rn into the high half of Dm.

VMOV Rd, Rn, Dm transfers the contents of the low half of Dm into Rd, and the contents of the high half of Dm into Rn.

Related reference

Was this page helpful? Yes No