You copied the Doc URL to your clipboard.
VDIV
Floating-point divide.
Syntax
VDIV
{
}cond
.F32
{
}, Sd
,
Sn
Sm
VDIV
{
}cond
.F64
{
}, Dd
,
Dn
Dm
where:
cond
is an optional condition code.
Sd
,Sn
,Sm
are the single-precision registers for the result and operands.
Dd
,Dn
,Dm
are the double-precision registers for the result and operands.
Operation
The VDIV
instruction divides the
value in the first operand register by the value in the second operand
register, and places the result in the destination register.
Floating-point exceptions
VDIV
operations can produce Division
by Zero, Invalid Operation, Overflow, Underflow, or Inexact exceptions.