You copied the Doc URL to your clipboard.

13.80 QADD8

Signed saturating parallel byte-wise addition.


QADD8{cond} {Rd}, Rn, Rm



is an optional condition code.


is the destination register.

Rm, Rn

are the ARM registers holding the operands.


This instruction performs four signed integer additions onthe corresponding bytes of the operands and writes the results intothe corresponding bytes of the destination. It saturates the resultsto the signed range –27x ≤27 –1. The Q flag is not affected evenif this operation saturates.

Register restrictions

You cannot use PC for any operand.

You can use SP in A32 instructions but this is deprecated. You cannot use SP in T32 instructions.

Condition flags

This instruction does not affect the N, Z, C, V, Q, or GEflags.


The 32-bit instruction is available in A32 and T32.

There is no 16-bit version of this instruction in T32.

Was this page helpful? Yes No