You copied the Doc URL to your clipboard.

13.168 UHASX

Unsigned halving parallel add and subtract halfwords with exchange.

Syntax

UHASX{cond} {Rd}, Rn, Rm

where:

cond

is an optional condition code.

Rd

is the destination register.

Rm, Rn

are the ARM registers holding the operands.

Operation

This instruction exchanges the two halfwords of the secondoperand, then performs an addition on the two top halfwords of theoperands and a subtraction on the bottom two halfwords. It halvesthe results and writes them into the corresponding halfwords ofthe destination. This cannot cause overflow.

Register restrictions

You cannot use PC for any operand.

You can use SP in A32 instructions but this is deprecated. You cannot use SP in T32 instructions.

Condition flags

This instruction does not affect the N, Z, C, V, Q, or GEflags.

Availability

The 32-bit instruction is available in A32 and T32.

There is no 16-bit version of this instruction in T32.

Related reference

Was this page helpful? Yes No