You copied the Doc URL to your clipboard.

20.57 FCVTZS (vector, integer)

Floating-point convert to signed integer, rounding toward zero.

Syntax

FCVTZS Vd.T, Vn.T

Where:

Vd

Is the name of the SIMD and FP destination register.

T

Is an arrangement specifier, and can be one of 2S, 4S or 2D.

Vn

Is the name of the SIMD and FP source register.

Was this page helpful? Yes No