You copied the Doc URL to your clipboard.

14.37 VDUP

Vector Duplicate.

Syntax

VDUP{cond}.size Qd, Dm[x]

VDUP{cond}.size Dd, Dm[x]

VDUP{cond}.size Qd, Rm

VDUP{cond}.size Dd, Rm

where:

cond

is an optional condition code.

size

must be 8, 16,or 32.

Qd

specifies the destination register for a quadwordoperation.

Dd

specifies the destination register for a doublewordoperation.

Dm[x]

specifies the Advanced SIMD scalar.

Rm

specifies the ARM register. Rm must not be PC.

Operation

VDUP duplicates a scalar into every element of the destination vector. The source can be an Advanced SIMD scalar or an ARM register.

Related reference

Was this page helpful? Yes No