You copied the Doc URL to your clipboard.

15.27 VNEG (floating-point)

Floating-point negate.


VNEG{cond}.F32 Sd, Sm

VNEG{cond}.F64 Dd, Dm



is an optional condition code.

Sd, Sm

are the single-precision registers for the resultand operand.

Dd, Dm

are the double-precision registers for the resultand operand.


The VNEG instruction takes thecontents of Sm or Dm,changes the sign bit, and places the result in Sd or Dd.This gives the negation of the value.

If the operand is a NaN, the sign bit is changed, but no exception is produced.

Floating-point exceptions

VNEG instructions do not produceany exceptions.

Related reference

Was this page helpful? Yes No