You copied the Doc URL to your clipboard.

UDIV

Unsigned Divide.

Syntax

UDIV{cond} {Rd}, Rn, Rm

where:

cond

is an optional condition code.

Rd

is the destination register.

Rn

is the register holding the value to be divided.

Rm

is a register holding the divisor.

Register restrictions

PC or SP cannot be used for Rd, Rn, or Rm.

Architectures

This 32-bit T32 instruction is available in ARMv7-R, ARMv7-M and ARMv8-M.mainline.

This 32-bit A32 instruction is optional in ARMv7-R.

This 32-bit A32 and T32 instruction is available in ARMv7-A if Virtualization Extensions are implemented, and optional if not.

There is no 16-bit T32 UDIV instruction.

Related reference
Was this page helpful? Yes No