Signed saturating Double and Add.
is an optional condition code.
is the destination register.
are the registers holding the operands.
SAT(. It saturates the result to the signed range –231 ≤
Rm + SAT(
x ≤ 231–1. Saturation can occur on the doubling operation,
on the addition, or on both. If saturation occurs on the doubling but not on the addition,
the Q flag is set but the final result is unsaturated.
NoteAll values are treated as two’s complement signed integers by this instruction.
You cannot use PC for any operand.
You can use SP in A32 instructions but this is deprecated. You cannot use SP in T32 instructions.
If saturation occurs, this instruction sets the Q flag. To
read the state of the Q flag, use an
The 32-bit instruction is available in A32 and T32.
For the ARMv7-M architecture, the 32-bit T32 instruction is only available in an ARMv7E-M implementation.
There is no 16-bit version of this instruction in T32.